CHA

Serial No.: 10/614,757

Filed:

July 08, 2003

IN THE CLAIMS:

1. (Currently Amended) An Amplifying circuit with variable load drivability,

comprising:

an amplifying means that amplifies for amplifying input signals a first time

through a first and a second transistors to generate first and second amplified

signals, and amplifies amplifying said the first and second amplified signals a second

time through a third and a fourth transistors to generate output signals;

a detecting means that detects for detecting said the first and second

amplified signals from said amplifying means to generate a first and a second

detection signals; and

a load drivability control means controlled by said the first and second

detection signals outputted from said the detecting means to change for changing

load drivability of said the amplifying means,

wherein the detecting means further includes:

a Schmitt-trigger means for detecting voltage level change in the first and

second amplified signals;

an exclusive OR gate for receiving output signals from said Schmitt-trigger

means to generate the first detection signal; and

an inverter for inverting the first detection signal to generate the second

detection signal.

CHA

Serial No.:

10/614,757

Filed:

July 08, 2003

2. (Cancelled)

3. (Currently Amended) The amplifying circuit with variable load drivability as

recited in claim 2 1, wherein said first and second Schmitt-trigger means output a low

level signal at ground level if said first and second amplified signals reach input

signal level of said first transistor, and outputs a high level signal of source voltage if

said first and second amplified signals reach input signal level of said second

transistor.

4. (Original) The amplifying circuit with variable load drivability as recited in

claim 1, wherein said load drivability control includes:

a first control means that is driven by said second detection signal of said

detecting means and increases drivability of said third transistor of said amplifying

means; and

a second control means that is driven by said first detection signal of said

detecting means and increases drivability of said fourth transistor of said amplifying

means.

5. (Currently Amended) the The amplifying circuit with variable load drivability

as recited in claim 4, wherein the first control means includes:

a fifth transistor that increases load drivability in cooperation with said third

transistor of said amplifying means;

CHA

Serial No.:

10/614,757

Filed:

July 08, 2003

a sixth transistor that disables said fifth transistor in response to said second

detection signal; and

a seventh transistor that delivers said first amplified signals to gate input of

said fifth transistor in response to said second detection signal.

6. (Currently Amended) The amplifying circuit with variable load drivability as

recited in claim 5, wherein said fifth transistor of said first control means and said

third transistor of said amplifying means comprise PMOS transistors, and said fifth

transistor has a size not less than four (4) times that of said third transistor.

7. (Original) The amplifying circuit with variable load drivability as recited in

claim 5, wherein said sixth transistor and seventh transistors of said first control

means comprise respectively a PMOS transistor and a NMOS transistor, both

receiving said second detection signal as gate inputs.

8. (Currently Amended) The amplifying circuit with variable load drivability as

recited in claim 4, wherein said second control means includes:

an eighth transistor that increases load drivability in cooperation with said

fourth transistor of said amplifying means;

a ninth transistor that disables said eighth transistor in response to said

second detection signals; and

CHA

Serial No.:

10/614,757

Filed:

July 08, 2003

a tenth transistor that delivers said second amplified signal to \underline{a} gate input of said eighth transistor in response to said second detection signal.

9. (Original) The amplifying circuit with variable load drivability as recited in claim 8, wherein said eighth transistor of said second control means and said fourth transistor of said amplifying means comprise NMOS transistors, and said eighth transistor has a size not less than four times that of said fourth transistor.

10. (Original) The amplifying circuit with variable load drivability as recited in claim 8, wherein said ninth and tenth transistors of said second control means respectively comprise a PMOS transistor and an NMOS transistor, both receiving said second detection signal as gate inputs.

11. (New) An Amplifying circuit with variable load drivability, comprising:

an amplifying means for amplifying input signals a first time through a first and a second transistors to generate first and second amplified signals and the first and second amplified signals a second time through a third and a fourth transistors to generate output signals;

a detecting means for detecting the first and second amplified signals from said amplifying means to generate a first and a second detection signals; and

CHA

Serial No.:

10/614,757

Filed:

July 08, 2003

a load drivability control means controlled by the first and second detection signals outputted from the detecting means for changing load drivability of the amplifying means,

wherein said load drivability control includes:

a first control means that is driven by said second detection signal of said detecting means and increases drivability of said third transistor of said amplifying means; and

a second control means that is driven by said first detection signal of said detecting means and increases drivability of said fourth transistor of said amplifying means;

wherein the first control means includes:

a fifth transistor that increases load drivability in cooperation with said third transistor of said amplifying means;

a sixth transistor that disables said fifth transistor in response to said second detection signal; and

a seventh transistor that delivers said first amplified signals to gate input of said fifth transistor in response to said second detection signal.

12. (New) The amplifying circuit with variable load drivability as recited in claim 11, wherein said fifth transistor of said first control means and said third transistor of said amplifying means comprise PMOS transistors, and said fifth transistor has a size not less than four (4) times that of said third transistor.

CHA

Serial No.: 10/614,757

Filed:

July 08, 2003

13. (New) The amplifying circuit with variable load drivability as recited in claim 11, wherein said sixth transistor and seventh transistors of said first control means comprise respectively a PMOS transistor and a NMOS transistor, both

receiving said second detection signal as gate inputs.

14. (New) An Amplifying circuit with variable load drivability, comprising:

an amplifying means for amplifying input signals a first time through a first and

a second transistors to generate first and second amplified signals and the first and

second amplified signals a second time through a third and a fourth transistors to

generate output signals;

a detecting means for detecting the first and second amplified signals from

said amplifying means to generate a first and a second detection signals; and

a load drivability control means controlled by the first and second detection

signals outputted from the detecting means for changing load drivability of the

amplifying means,

wherein said load drivability control includes:

a first control means that is driven by said second detection signal of said

detecting means and increases drivability of said third transistor of said amplifying

means; and

CHA

Serial No.:

10/614,757

Filed:

July 08, 2003

a second control means that is driven by said first detection signal of said detecting means and increases drivability of said fourth transistor of said amplifying

means;

wherein said second control means includes:

an eighth transistor that increases load drivability in cooperation with said

fourth transistor of said amplifying means;

a ninth transistor that disables said eighth transistor in response to said

second detection signals; and

a tenth transistor that delivers said second amplified signal to a gate input of

said eighth transistor in response to said second detection signal.

15. (New) The amplifying circuit with variable load drivability as recited in

claim 14, wherein said eighth transistor of said second control means and said fourth

transistor of said amplifying means comprise NMOS transistors, and said eighth

transistor has a size not less than four times that of said fourth transistor.

16. (New) The amplifying circuit with variable load drivability as recited in

claim 14, wherein said ninth and tenth transistors of said second control means

respectively comprise a PMOS transistor and an NMOS transistor, both receiving

said second detection signal as gate inputs.